This paper presents a radio-frequency (RF) small-signal model for the hetero-gate-dielectric p-n-p-n tunnel field-effect transistor (HG p-n-p-n TFET) that includes the charge conservation capacitance and the substrate parameters. The HG p-n-p-n TFET is evaluated in terms of various RF parameters, including the cut-off frequency, the maximum oscillation frequency, capacitances, resistances, conductances, and transport time delay. The extracted small-signal parameters and RF performance values are compared with those of the low-j p-n-p-n TFET. A nonquasistatic RF small-signal model has been used along with SPICE simulations and small-signal parameters that were extracted from the simulated device Y-parameters to simulate the HG p-n-p-n TFET. It is confirmed using the Y-parameters and the extracted parameters that this model with the extracted charge conservation capacitance and substrate parameters is valid in the high frequency range up to 100 GHz. In addition, it is shown that a significant circuit performance error may be introduced if the charge conservation capacitance and the substrate parameters are not considered appropriately. V C 2015 AIP Publishing LLC. [http://dx
I. INTRODUCTION
Tunneling field-effect transistors (TFETs) based on the band-to-band tunneling (BTBT) mechanism have been studied widely in recent years, because they offer the possibility of overcoming the supply voltage scaling issues, the 60 mV/ decade subthreshold swing (SS), and the power consumption limitations of conventional metal-oxide-semiconductor fieldeffect transistors (MOSFETs) at room temperature for ultralow power applications. [1] [2] [3] [4] [5] [6] [7] However, planar silicon-based TFETs have low on-currents because of low interband tunneling (typically three to five decades lower than that of MOSFETs), which results in low operating speeds. Therefore, one of the major challenges in the design and fabrication of silicon-based TFETs is to improve their on-current performance so that they show high on-currents, low off-currents, and low sub-threshold slopes simultaneously. To enhance the TFET on-currents, various types of compound semiconductors, structures, gate insulator materials, and processes have been adopted, including band-gap engineering methods, [8] [9] [10] [11] high-mobility and low-energy band-gap materials, 12, 13 high-k dielectric materials, 14 hetero-gate-dielectric (HG) materials, [15] [16] [17] optimized silicon-on-insulator (SOI) thicknesses, [18] [19] [20] vertical direction tunneling, 21, 22 extended source, [23] [24] [25] and pocket doping. [26] [27] [28] [29] In addition to the high current requirements, the device radio-frequency (RF) performance is important for both analog and digital applications to enable the device to meet high-speed demands. When compared with device fabrication, analytical current models, and physical simulations, development of an analytical RF small-signal model of the TFET for circuit simulation applications has received comparatively little attention. Some small-signal TFET models have been reported in the literature, 15, [30] [31] [32] [33] but an accurate RF small-signal model that includes the effects of charge conservation capacitance and the substrate parameters has still to be developed. Because TFET-based circuits are fabricated on resistive substrates, certain parameters associated with the substrate must be added to conventional models in a similar manner to complementary MOS (CMOS) models. [34] [35] [36] If these substrate parameters are not included, a significant error will occur in the prediction of the output characteristics. 35 The charge conservation capacitance must also be taken into account to predict the Y 21 parameter and the imaginary part of Y 12 accurately. 37 In this paper, we have developed an analytical RF small-signal model for the hetero-gate-dielectric p-n-p-n tunnel field-effect transistor (HG p-n-p-n TFET) that includes both the charge conservation capacitance and the substrate parameters. The benefit of the p-n-p-n design is most obvious for the TFET when it is combined with other structures, such as SOI and HG structures. The HG structure was thus applied to p-n-p-n SOI TFETs to further increase their on-current and transconductance values. We have obtained the smallsignal parameters from the analytical equations for the Y-parameters of a nonquasistatic (NQS) RF small-signal model for analysis of the cut-off frequency, the maximum oscillation frequency, capacitances, resistances, conductances, and transport time delay of the device. The extracted parameters have been compared with those of a low-j p-n-p-n TFET with identical device geometry. The model's validity is verified by extensive device simulations at frequencies up to 100 GHz.
The paper is organized as follows. In Section II, we describe the device structures, simulation, and calibration of the TFET model. Section III presents the RF small-signal a)
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V C 2015 AIP Publishing LLC 118, 095708-1 model for the HG p-n-p-n TFET, and our results and associated discussion are presented in Section IV. Finally, we discuss the validation of the model in Section V before giving our conclusions in Section VI. Figure 1 shows cross-sectional views of the HG p-n-p-n SOI TFET with different gate insulators on the source (highj material) and drain (low-j) sides, where the high-j material is HfO 2 (j ¼ 21) and the low-j material is SiO 2 (j ¼ 3.9). The single-gate silicon SOI TFET structure was recently demonstrated experimentally. 38 The fabrication process steps used for the HG p-n-p-n SOI TFET are similar to those described in Ref. 38 , except that the HG layer is formed by isotropic etching of the low-j gate oxide followed by deposition of the high-j material, as reported in Ref. 39 . The heavily-doped pocket region can be fabricated using a tilt-angled implantation process after gate stack formation. 40 The simulated HG and low-j p-n-p-n SOI TFETs both have a gate length (L G ) of 30 nm, silicon film thickness (t si ) of 15 nm, gate oxide thickness (t ox ) of 2 nm, and gate metal work functions of 3.8 eV. The p-type lightly doped channel and the uniformly highly doped deep source and drain concentrations of the HG and low-j p-n-p-n SOI TFETs were 1 Â 10 16 cm
II. DEVICE STRUCTURE, SIMULATION AND CALIBRATION OF THE TFET MODEL

À3
, 1 Â 10 20 cm
, and 1 Â 10 18 cm
, respectively. An abrupt source and drain junction doping profile have been assumed, similar to that obtained by combined use of plasma laser annealing doping (PLAD), excimer laser annealing (ELA), and dopant profile-steepening implantation (DPSI) techniques described in the literature. [41] [42] [43] The heavily-doped n-type concentration of the pocket region was 5 Â 10 19 cm À3 with width (w) of 3 nm. The length of the high-j gate dielectric (L high-j ) is 10 nm. The technology computer-aided design (TCAD) two-dimensional device simulation was performed using Silvaco ATLAS 44 software. In the TCAD simulations, the band-to-band tunneling model was included while using a nonlocal path tunneling approach for greater accuracy. Because of the continuing lack of experimental data for both HG and low-j p-n-p-n SOI TFETs, validation of the simulation model remains challenging. Therefore, researchers have calibrated their simulation models by using other fabricated structures from the literature. Consequently, we recently presented the validation of our simulation models based on the experimentally measured results 45 of a Si nanowire TFET for SiO 2 at V DS ¼ À1 V by tuning the effective electron and hole masses. More details of the model calibration can be found in the literature. 33 Also, to consider recombination and generation in the highly-doped regions, an Auger recombination model was combined with the band-gap narrowing, Hurkx, and Shockley-Read-Hall (SRH) recombination models that were already in use. The concentration and field-dependent mobility models and the trap-assisted-tunneling models are also activated. 33 Figure 2 shows the nonquasistatic RF small-signal model that is used to extract the small-signal parameters of the HG and low-j p-n-p-n SOI TFETs; the model is based on a conventional small-signal model for RF TFETs and MOSFETs 30 with addition of the charge conservation capacitance and substrate parameters, as reported in the literature. 34 ,36 R g , R s , and R d are the resistances of the gate electrode and the extended source and drain regions, respectively. Because a metal gate was used, the gate electrode resistance can be neglected. C gde and C gse are the extrinsic gate-drain and gate-source capacitances, respectively. R gd and C gd are the intrinsic gate-drain resistance and capacitance, respectively, and are the modeling components that are used to determine the charging delay between the gate and the drain. C dg and C gd represent the capacitive effects of the gate on the drain and the drain on the gate, respectively. The nonreciprocal drain-gate capacitance (C dg ) is not equal to C gd . This is mainly because of the difference in the signal excitation direction. C m (C dg -C gd ) represents the transcapacitance of the different effects in terms of the charging currents. In all previous TFET models, exclusion of the nonreciprocal capacitance resulted in significant errors in Y 21 and in the imaginary part of Y 12 , because charge conservation does not hold. Consequently, without a nonreciprocal gate-drain capacitance, it is impossible to model the transadmittances Y 12 and Y 21 accurately. C gs is the intrinsic gatesource capacitance. The time constant (s) is the charge transport delay that regulates the charging delay between the source and the drain. g m and g ds are the transconductance and the intrinsic source-drain conductance, respectively. R subd and C subd are the drain-substrate resistance and capacitance, respectively. Because the impedance of the drainsubstrate capacitance decreases with increasing operating frequency, substrate coupling effects through the drainsubstrate capacitance and the substrate resistance can play an important role in the value of the output admittance Y 22 . The source-substrate resistance (R subs ) and capacitance (C subs ) are excluded from the model in this paper because of the source-substrate tied three-terminal configuration.
III. RF SMALL-SIGNAL MODEL OF HG P-N-P-N TFET
The analytical Y-parameters and the small-signal equations for the NQS RF model were derived using a wellknown and reliable methodology. 37 To extract the intrinsic small-signal parameters accurately, these parameters should be de-embedded from the Y-parameters of the NQS RF device model. The values of the extrinsic components were extracted from the device when operating at a zero gate voltage (V GS ¼ 0 V) and were used in the de-embedding process. The NQS RF model shown in Fig. 2 can be analyzed in terms of its Y-parameters as follows:
The analytical values of the extrinsic parameters are calculated using the real and imaginary parts of (1) and (2), and these parameters can be expressed as shown in (3)- (6) below: Figure 3 presents the extrinsic capacitance and resistance values for a HG p-n-p-n SOI TFET in the off-state (V GS ¼ 0 V and V DS ¼ 1 V). After de-embedding of the extrinsic components, the intrinsic Y-parameters of the RF small-signal model can be analyzed using the following equations:
For the low frequency region ranging up to 100 GHz, x 2 R gd 2 C gd 2 ( 1 and x 2 s 2 ( 1. However, the validity of these assumptions will be checked after all parameters are extracted. Using the assumptions described above, the Y-parameter equations can be simplified as
The analytical equations for all intrinsic small-signal parameters are then derived from the real and imaginary parts of the simplified Y-parameter expressions, and can be expressed as shown in (15)- (24) below: 
The analytical equations for the drain-substrate resistance and capacitance (R subd
where Y sub is defined as below:
From (22), the drain-substrate resistance can be determined from the slope of the linear fit straight line of x , and the remaining parameter C subd can be obtained from (22) as
Using (15)- (24) above, all intrinsic small-signal parameters, including the charge conservation capacitance and the substrate parameters, have been acquired.
IV. RESULTS AND DISCUSSION
Because the capacitance characteristics of TFET devices determine the cut-off frequency, the maximum oscillating frequency, and the delay of TFET-based inverters, these characteristics are one of the most important factors in device performance. Figure 4 shows the overdrive voltage (V GS -V TH , where V TH is the threshold voltage) dependent capacitances that were extracted from HG and low-j p-n-p-n SOI TFETs biased at V DS ¼ 1 V. Because the inversion charges are accumulated from the drain side to the source side with increasing gate voltage in TFETs, i.e., in the opposite direction to inversion layer formation in conventional MOSFETs, the gate-drain capacitance is higher than the gate-source capacitance. 46 Therefore, C gd is the predominant component in the capacitance between the gate and the inversion layer, and the variation in this component is an important factor in determining the RF performance. The gatedrain and drain-gate capacitances are the two nonreciprocal capacitance components for the three-terminal configuration, as used in most high-frequency applications. 36 As shown in Fig. 4 , the gate-drain and drain-gate capacitances both increase with increasing overdrive voltage because of the increased number of inversion charges. In addition, the drain-gate capacitance is higher than the gate-drain capacitance because of the nonreciprocity and the charge conservation. 35 Also, Fig. 4 confirms that C gd for the low-j p-n-p-n SOI TFET is smaller than that of the HG p-n-p-n SOI TFET at high overdrive voltages. This is mainly because the gate dielectric permittivity of the low-j p-n-p-n SOI TFET is lower than that of the HG p-n-p-n SOI TFET. The formation of the inversion layer of the low-j TFET at the drain side screens the gate-source capacitive coupling. Therefore, an increase in the overdrive voltage (V OV ) causes the C gs of the TFETs to be slightly reduced. 47 In the case of the HG p-n-p-n SOI TFET, the inversion layer is widespread because of the increase in band bending at the source side when compared with the low-j p-n-p-n SOI TFET. Therefore, the inversion layer of the HG p-n-p-n SOI TFET is extended further toward the source side than that of the low-j p-n-p-n SOI TFET. Consequently, the C gs value of the HG p-n-p-n SOI TFET is affected by the inversion charges and increases at high overdrive voltages, as shown in the figure. Figure 5 shows the distributed channel (R gd ) and drainsubstrate (R subd ) resistance values that were extracted from the HG and low-j p-n-p-n SOI TFETs as a function of V OV for a fixed value of V DS ¼ 1 V. The distributed channel resistance is an important parameter in the gate-channel charging delay in TFETs, where R gd Â C gd acts as an index that shows how rapidly the channel charges respond to input signals. 30 The figure the low V OV region; however, as V OV increases, R gd and R subd of both the HG and low-j p-n-p-n SOI TFETs decrease monotonically because of the increasing length of the inversion layer. It can be confirmed from the resistance data that because of the high channel conductivity induced by the narrower tunneling barrier width at the source-channel interface, the R gd of the HG p-n-p-n SOI TFET is much lower than that of the low-j p-n-p-n SOI TFET. Figure 6 shows the extracted transport delay time (s) values for the HG and low-j p-n-p-n SOI TFET as a function of V OV . The s values of the HG and low-j p-n-p-n SOI TFETs are shown to be nearly invariant in the low V OV region but begin to decrease in the high V OV region with the longer inversion layer. At a fixed value of V DS , the traveling path distance of a tunneling electron is comparable to the gate length before formation of the inversion layer, and s is thus a specific constant. When V OV becomes high enough, the inversion layer begins to appear near the drain side, and its length increases with increasing V OV . Therefore, the path that has been depleted by electrons being diffused from the drain becomes shorter with increasing expansion of the inversion layer, and this effectually reduces s. Because HG p-n-p-n SOI TFETs have high current and small channel resistance values, the transport delay in the HG p-n-p-n SOI TFET becomes lower than that in the low-j device, as shown in Fig. 6 . Consequently, the switching speed of the HG p-np-n SOI TFET can be higher than that of the low-j p-n-p-n SOI TFET.
In Fig. 7 , a comparison is made between the transconductances (g m ) and the source-drain conductances (g ds ) that were obtained from the HG and low-j p-n-p-n SOI TFETs as a function of V OV . Because the number of electrons that travels from the source to the channel gradually increases with increasing overdrive voltage, the on-current also increases and subsequently leads to an increase in the conductance. Use of the HG structure means that the on-current increases because the tunneling barrier width at the source-channel interface decreases. 14, 15 As shown in Fig. 7 , the HG p-n-p-n SOI TFET has higher conductance values than the low-j p-n-p-n SOI TFET because it has a higher on-current. 17 In addition, a significant error is observed in the transconductance extracted from modeling and the DC current curve because the transconductance is extracted by differentiation of the DC current curves in the DC extraction method, as confirmed by the results shown in Fig. 7 . Therefore, the extraction method used here avoids the possible error that may occur in the transconductance extracted from the DC current characteristics and the modeling results are more accurate for circuit design applications.
The intrinsic small-signal parameters that were extracted using the Y-parameters from a TCAD simulation have been used to evaluate the RF performances when the required bias conditions are applied to the gate and drain terminals. To understand the device behavior at high frequencies, the RF performances of the HG and low-j p-n-p-n SOI TFETs are evaluated by extracting the cut-off and maximum oscillation frequencies, which are known as figures of merit (FoM). The cut-off and maximum oscillation frequencies can be calculated based on the current and unilateral power gains extracted using the Y-parameters from a TCAD simulation, respectively. Here, the cut-off frequency (f T ) is obtained when the current gain is unity (i.e., jY 21 =Y 11 j ¼ 1); and the maximum oscillation frequency (f max ) that is obtained under power matching conditions at the input and output ports (Mason's unilateral power gain) drops to unity. 48 Figure 8 shows the high-frequency performances of the HG and low-j p-n-p-n SOI TFETs in terms of their cut-off frequency and maximum oscillation frequency characteristics as a function of V OV at a fixed value of V DS ¼ 1 V. The cut-off frequency increases with increasing V OV in terms of the relation between the transconductance and the gate capacitance (f T $ g m =2p Â C gg ), where C gg is the gate capacitance given by the sum of C gs and C gd . Because both C gg and g m increase monotonically in a TFET with increasing V OV , as shown in Figs. 4 and 7 , the device cut-off frequency has a tendency to rise as a function of increasing V OV . As shown in Fig. 8 , HG p-n-p-n SOI TFETs show better values of f T and f max when compared with those of low-j p-n-p-n SOI TFETs at high V OV . This is mainly because of their higher transconductance, as shown in Fig. 7 ; however, the gate capacitance of HG p-n-p-n SOI TFETs is higher than that of the low-j p-n-p-n SOI TFETs. In other words, the g m of the HG p-n-p-n SOI TFET is approximately eight times higher than that of the low-j p-n-p-n SOI TFET, while its C gg is approximately twice as high as that of the low-j p-n-p-n SOI TFET at high V OV . Therefore, the HG p-n-p-n SOI TFET has an f T value that is only about four times higher than that of the low-j p-n-p-n SOI TFET. Also, the HG p-n-p-n SOI TFET has higher f max values than the low-j p-n-p-n SOI TFET because it has a higher f T and a lower R gd , as previously shown in Fig. 5 . In the case of the HG p-n-p-n SOI TFET in the high V OV region, f max decreases and then increases because of changes in the distributed channel resistance values.
It should be noted that both the HG and low-j p-n-p-n SOI TFETs can work in the RF domain at frequencies up to the 100 GHz regime because of their low gate capacitances, as shown in Fig. 4 . In addition, to further increase both the on-current and the transconductance of these devices, the structures investigated here can be combined with other techniques, including band-gap engineering, [8] [9] [10] [11] low band-gap and high-mobility materials, 12, 13 multiple-gate structures, 15, 32, [50] [51] [52] [53] [54] and heterostructures. [50] [51] [52] [53] [54] Also, the device gate capacitances can be reduced by using a drain-body junction with offset, a drain underlap, an abrupt drain junction, and a poly-Si gate. 32, 47 Consequently, these TFETs can be used in the extremely high frequency regime, reaching up to terahertz (THz) frequencies with increasing transconductance and decreasing gate capacitance, as reported in previous works. 15, 32, [49] [50] [51] [52] [53] [54] V. VALIDATION OF THE RF SMALL-SIGNAL MODEL OF THE HG P-N-P-N TFET Figure 9 demonstrates the frequency dependence of the extracted intrinsic capacitances and resistances for the HG p-n-p-n SOI TFET at V GS ¼ 1.5 V, with V DS ¼ 1 V. The extracted results are physically meaningful and excellent agreement has been obtained between the modeling results (solid line) and the device simulation data (symbols) up to frequencies as high as 100 GHz, which covers the cut-off frequencies of both the HG and low-j p-n-p-n SOI TFETs. Also, the results show that the extracted parameters remain almost constant with frequency, thus verifying that the modeling parameters are frequency-independent and that this extraction method is highly reliable and accurate. Table I summarizes the extracted parameters of the HG p-n-p-n SOI TFET that were used in the verifications at V GS ¼ 1.5 V, V DS ¼ 1 V, and an operating frequency of 100 GHz. The values of these approximations are much smaller than 1, even at 100 GHz (
). These results verify the validity of using the assumption to simplify (7)-(10) to obtain (11)- (14) in this work up to the extremely high frequency range around 100 GHz. To validate the parameter extraction process, the Y-parameters that were modeled via SPICE simulations were compared with the values that were obtained from device simulations up to 100 GHz, as shown in Fig. 10 processing. The root-mean-square errors between the Y-parameters obtained from modeling and device simulations are only 2.7% and 3.1% for the HG and low-j p-n-p-n SOI TFETs, respectively. These verification results strongly confirm that the proposed model is accurate and is suitable for the HG p-n-p-n SOI TFET in the high-frequency regime.
VI. CONCLUSION
The RF performance and the small-signal parameters of HG and low-j p-n-p-n TFETs in the context of careful consideration of both the charge conservation capacitance and the substrate parameters were evaluated using a combination of NQS RF small-signal modeling, device simulations, and SPICE verification. Inclusion of the charge conservation capacitance and the substrate parameters in the RF smallsignal model provided greater credibility for the model's description of the RF behavior of HG p-n-p-n TFETs. When compared with the low-j p-n-p-n TFET, the HG p-n-p-n TFET showed improved device characteristics, including higher cut-off and maximum oscillation frequencies and a lower time constant because of its higher transconductance, higher channel conductivity, and lower channel resistance. Also, direct comparison of the modeled transconductance with the transconductance extracted from the DC current characteristics shows a significant error that could have serious consequences in circuit design. Circuit-level verification by SPICE in terms of the Y-parameters and the extracted parameters established that the model is valid in the highfrequency regime up to 100 GHz without optimization.
